

# Fast Logical Location of Faults in Large Analog Electronic Circuits

Non-member	Cai Jinding	(Fuzhou University, China)
Member	Chen Shuo	(Fuzhou University, China)
Member	Mineo Tsuji	(Nagasaki University, Japan)
Non-member	Ma Xikui	(Xi'an Jiaotong University, China)
Non-member	Huang Dongquan	(Fuzhou University, China)

This paper presents a method for fast off-line logical location of faults in analog electronic circuits at the sub-network level and verifies its practical diagnosability. The proposed approach breaks through the previous limitation that all torn terminals (incident nodes) must be accessible and that the mutual-testing method must be utilized to locate the faulty sub-networks. As far as the diagnosability is concerned, its application is more extensive than the unified decomposition approach. Therefore it better satisfies the engineering needs.

**Keywords:** analog circuit, sub-network, off-line fault diagnosis, intersected-torn rule, logical location

## 1. Introduction

In general, analog electronic circuits are diagnosed at off-line state. Topological constructions of practical analog electronic circuits should almost never be satisfied with the conditions of diagnosability for the number of faulty elements  $k > 2$  when applying node-faulty equations to locate the faulty element [1]. Other diagnosis methods have similar conclusions [2, 3]. Therefore, fault diagnosis theory at the sub-network level has received special attention recently [4]. However, up to now the above methods for diagnosing at the sub-network level almost limit to all torn nodes (incident nodes) to be accessible and apply the mutual-testing method to locate the faulty sub-networks. Apparently, these restraining conditions are comparatively rigorous and limit its applications [1].

This paper presents a new off-line torn search approach at sub-network level that breaks through the above-restrained conditions, and applies the logical diagnostic function or logical diagnostic matrix to locate the faulty sub-network. Here we also verify in detail its diagnosability as compared with the unified decomposition approach.

## 2. Intersected-Torn Search Approach

(2.1) **Intersected-torn rules** According to the physical constructions and technological requirements of electronic circuits, we can divide a network  $N$  into many sub-networks  $S_i$  ( $i=1, 2, \dots$ ), as shown in Fig.1 (a). If an incident node between two sub-networks can be described as a line, the incidence relations between sub-networks can be described as a torn diagnostic graph TP, as shown in Fig.1 (b).

For the first tearing  $T_1$  in Fig.1 (b), TP can be performed along the boundary between  $\{S_1, S_3\}$  and  $\{S_2, S_4, S_5\}$ . Then, we can obtain the sub-networks sets  $N_1^1$  and  $\hat{N}_1^1$ , as shown in Fig.2 (a) and (b). The second tearing  $T_2$  can be performed




Fig. 1. Network connection




Fig. 2. First tearing  $T_1$

along the boundary between  $\{S_1, S_2\}$  and  $\{S_3, S_5, S_6\}$ . We can obtain the sub-networks sets  $N_1^2$  and  $\hat{N}_1^2$ , as shown in Fig.3 (a) and (b). By repeating the tearing, we can obtain the sub-networks sets  $N_1^1, \hat{N}_1^1, N_1^2, \hat{N}_1^2$ , and so on. By selecting the accessible nodes correctly for these sub-networks [4, 5], we can judge whether or not each sub-network has a fault.

Let  $N$  be the linear network in Fig.1 (a), tearing  $N$  into two sub-networks:  $N_1^1$  and  $\hat{N}_1^1$ . In  $N_1^1$  (as shown in Fig.4),




Fig. 3. Second tearing  $T_2$




Fig. 4. Sub-network

the torn nodes consist of the inaccessible subset  $TT$  ( $tt \in TT$ ) and the accessible subset  $MT$  ( $mt \in MT$ ), and the un-torn accessible nodes by  $GM$  ( $gm \in GM$ ). Then the following equations can be obtained.

$$m = gm + mt \quad \dots\dots\dots(1)$$

$$m_2 = tt + mt \quad \dots\dots\dots(2)$$

where  $m$  and  $m_2$  are respectively the number of accessible nodes and the number of torn nodes in  $N_1^1$ . If  $N_1^1$  is connected and not mutual-coupled with  $\hat{N}_1^1$  in Fig.4, the node-voltage equation of  $N_1^1$  is expressed as

$$[Y_{1n}] [V_{1n}] = [I_m] + \begin{bmatrix} I_{ts} \\ 0 \end{bmatrix} \quad \dots\dots\dots(3)$$

where,  $[V_{1n}] = [V_{TT} \ V_{MT} \ V_{GM} \ V_{II}]^T$ ,

$$[I_m] = [0 \ I_{MT} \ I_{GM} \ 0]^T,$$

$$[I_{ts}] = [I_{TT} \ I_{SM}]^T.$$

Here  $[Y_{1n}]$  is determined by the nominal values of fault-free elements in  $N_1^1$  and  $[I_{SM}]$  is the vector of unknown currents at the torn accessible nodes. Eliminating the vector of internal node-voltage  $[V_{II}]$  from (3) and rearranging some elements of  $[V_{1n}]$ , we obtain the following equation.

$$\begin{bmatrix} Y_1 & Y_2 \\ Y_3 & Y_4 \end{bmatrix} \begin{bmatrix} V_m \\ V_i \end{bmatrix} = [I_m] + \begin{bmatrix} I_{ts} \\ 0 \end{bmatrix} \quad \dots\dots\dots(4)$$

where  $[V_m] = [V_{MT} \ V_{GM}]^T$ : the known vector,

$[V_i] = [V_{TT} \ V_{II}]^T$ : the unknown vector.

Taking the measured voltage values of accessible node  $[V_m]$  into (4) when  $m = m_2$ , the unknown vector  $[I_{ts}]$  can be calculated by (4). If  $N_1^1$  is fault-free,  $[I_{ts}]$  should satisfy the Kirchoff current law, i.e.

$$\sum_{j=1}^{m_2} I_{ts_j} = 0 \quad \dots\dots\dots(5)$$

If  $N_1^i$  of the  $i$ th-time tearing is satisfied with (5), all sub-networks of  $N_1^i$  are fault-free, and its logical value is 0, i.e.  $TS(N_1^i) = 0$ . Otherwise, one or more sub-networks of  $N_1^i$  may be faulty and its logical value is 1, i.e.  $TS(N_1^i) = 1$ . Therefore, each sub-network can be associated with a logical variable that takes the value 0 if the sub-network is fault-free and 1 if it is possibly faulty.

Although a given electronic circuit may contain several hundred components, it is reasonable to assume that at most two or three components have failed simultaneously. So our research is based on the assumption that the number of faulty sub-networks  $f$  should never be greater than 3. Namely, we shall derive the intersected-torn searching rules under  $f \leq 3$  [6].

**DEFINITION** If a network  $N$  may be divided into  $m$  sub-networks, any two or any three sub-networks can consist of a pseudo-two sub-networks  $S_j$ , or a pseudo-three sub-networks  $S_{ijk}$  respectively. The sum of the pseudo sub-networks is obviously  $C_m^2 + C_m^3$ .

Now illustrated with Fig.2, we investigate how the information of non-faulty sub-networks or non-faulty pseudo sub-networks can be obtained from the logical variables in each tearing. Let the logical variables in the first tearing  $T_1$  for Fig.2 be  $TS(N_1^1) = 0$  and  $TS(\hat{N}_1^1) = 1$ . If  $f = 1$ , the non-faulty sub-networks should be  $s_1$  and  $s_3$  and the possibly faulty sub-networks should be  $s_2, s_4, s_5$  and  $s_6$ , respectively. If  $f = 2$ , the non-faulty and the possibly faulty pseudo-two sub-networks should be  $S_{12}, S_{13}, S_{14}, S_{15}, S_{16}, S_{23}, S_{34}, S_{35}, S_{36}$  and  $S_{24}, S_{25}, S_{26}, S_{45}, S_{46}, S_{56}$ . If  $f = 3$ , we can also obtain the information about the pseudo-three sub-networks (to be omitted). The above method for obtaining information about sub-networks and pseudo sub-networks can also be applied to the second tearing  $T_2$ , the third tearing  $T_3$  and so on. According to this logical reasoning process, we can present four rules for tearing a network  $N$  under  $f \leq 3$  as follows:

**RULE 1** Any two sub-networks  $S_i$  and  $S_j$  of network  $N$  have been torn at least once, during cross tearing of  $k$  times during which the sub-network set  $N_1^i$  or  $\hat{N}_1^i$  ( $i=1, 2, \dots, k$ ) includes one and only one of the two sub-networks  $S_i$  or  $S_j$ .

**RULE 2** Any two pseudo-two sub-networks  $S_j$  and  $S_{pi}$  of  $N$



$$D_1 = \begin{bmatrix} s_1 & s_2 & s_3 & s_4 & s_5 \\ 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 \end{bmatrix}$$

$$D_2 = \begin{bmatrix} s_{12} & s_{13} & s_{14} & s_{15} & s_{23} & s_{24} & s_{25} & s_{34} & s_{35} & s_{45} \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}$$




Fig. 6. Distribution feeder circuit TP




Fig. 7. Cluster circuit TP

2) Distribution feeder circuits. A diagram of a circuit is shown in Fig.6. According to the  $D_1$  and  $D_2$  matrices (to be omitted) by the unified decomposition approach, there are some identical column sets in it, such as  $C_1 = \{s_2, s_{12}\}$ ,  $C_2 = \{s_3, s_{34}\}$ ,  $C_3 = \{s_6, s_{56}\}$  and  $C_4 = \{s_7, s_{78}\}$ . We can verify easily that the maximum number of faulty sub-networks diagnosed is 1. But the number of tearing by the proposed approach is 6 under  $f \leq 2$ .

3) Cluster circuit. An example with two clusters is shown in Fig.7. It is easily verified that the maximum number of faulty sub-networks diagnosed by the unified decomposition approach is  $f=1$ , because there are some identical column sets in it, such as  $C_1 = \{s_2, s_{24}, s_{25}\}$ ,  $C_2 = \{s_3, s_{36}, s_{37}\}$ . However, the number of tearing is never greater than six under  $f \leq 2$  by the proposed approach. The verifying process is omitted.

#### 4. Example

Fig.8 shows a dc source electronic circuit. According to the construction of this circuit, it can be divided into five sub-networks. Its torn-diagnostic graph TP is identical with Fig.5. If the number of faulty sub-networks is two ( $f \leq 2$ ), then we have an intersected-torn search scheme satisfying the tearing rules as follows:

$$\begin{aligned} T_1: N_1^1 &= \{s_4, s_5\}, & \hat{N}_1^1 &= \{s_1, s_2, s_3\}; \\ T_2: N_1^2 &= \{s_1, s_2\}, & \hat{N}_1^2 &= \{s_3, s_4, s_5\}; \\ T_3: N_1^3 &= \{s_1\}, & \hat{N}_1^3 &= \{s_2, s_3, s_4, s_5\}; \\ T_4: N_1^4 &= \{s_5\}, & \hat{N}_1^4 &= \{s_1, s_2, s_3, s_4\}. \end{aligned}$$

Let sub-networks  $s_2$  and  $s_5$  be faulty, the logical variables of these sub-networks set  $N_1^1, \hat{N}_1^1, N_1^2, \hat{N}_1^2, N_1^3, \hat{N}_1^3, N_1^4, \hat{N}_1^4$




Fig. 8. Electronic circuit of a dc source

and  $\hat{N}_1^4$  should be following [5,7]:

$$T_1: \text{TS}(N_1^1)=1, \quad \text{TS}(\hat{N}_1^1)=1,$$

$$T_2: \text{TS}(N_1^2)=1, \quad \text{TS}(\hat{N}_1^2)=1,$$

$$T_3: \text{TS}(N_1^3)=0, \quad \text{TS}(\hat{N}_1^3)=1,$$

$$T_4: \text{TS}(N_1^4)=1, \quad \text{TS}(\hat{N}_1^4)=1.$$

Based on the above logical variables, we can establish the logical diagnostic matrices  $LD_f (f=1,2)$  as follows:

$$LD_1 = \begin{bmatrix} s_1 & s_2 & s_3 & s_4 & s_5 \\ 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 \end{bmatrix}$$

$$LD_2 = \begin{bmatrix} s_{12} & s_{13} & s_{14} & s_{15} & s_{23} & s_{24} & s_{25} & s_{34} & s_{35} & s_{45} \\ 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 \end{bmatrix}$$

According to the above logical diagnostic matrices, the faulty sub-networks  $S_2$  and  $S_5$  can be identified. It is clear that this result is all just the same as the assumed condition. In addition to the logical diagnostic matrix, the faulty sub-networks could also be located by  $FD_f (f=1,2)$  as follows:

$$FD_1 = S_1 \cap (\bar{S}_2 \cup \bar{S}_3 \cup \bar{S}_4 \cup \bar{S}_5) \cap (\bar{S}_1 \cup \bar{S}_2 \cup \bar{S}_3 \cup \bar{S}_4 \cup \bar{S}_5) \cap (\bar{S}_1 \cup \bar{S}_2 \cup \bar{S}_3 \cup \bar{S}_4 \cup \bar{S}_5) \cap (\bar{S}_1 \cup \bar{S}_2 \cup \bar{S}_3 \cup \bar{S}_4 \cup \bar{S}_5) \\ = S_1 \cap (\bar{S}_2 \cup \bar{S}_3 \cup \bar{S}_4 \cup \bar{S}_5)$$

$$FD_2 = (S_{12} \cap S_{13} \cap S_{23} \cap S_{45}) \cap (S_{12} \cap S_{34} \cap S_{35} \cap S_{45}) \cap (S_{12} \cap S_{13} \cap S_{14} \cap S_{15}) \cap (S_{12} \cap S_{13} \cap S_{14} \cap S_{23} \cap S_{24} \cap S_{34}) \cap (\bar{S}_{14} \cup \bar{S}_{15} \cup \bar{S}_{24} \cup \bar{S}_{25} \cup \bar{S}_{34} \cup \bar{S}_{35}) \cap (\bar{S}_{13} \cup \bar{S}_{14} \cup \bar{S}_{15} \cup \bar{S}_{23} \cup \bar{S}_{24} \cup \bar{S}_{25}) \cap (\bar{S}_{23} \cup \bar{S}_{24} \cup \bar{S}_{25}) \cap (\bar{S}_{23} \cup \bar{S}_{24} \cup \bar{S}_{25} \cup \bar{S}_{34} \cup \bar{S}_{35} \cup \bar{S}_{45}) \cap (\bar{S}_{15} \cup \bar{S}_{25} \cup \bar{S}_{35} \cup \bar{S}_{45}) \\ = S_{12} \cap S_{13} \cap S_{14} \cap S_{15} \cap S_{23} \cap S_{24} \cap \bar{S}_{25} \cap S_{34} \cap S_{35} \cap S_{45}$$

According to the above logical diagnostic function  $FD_1$  and  $FD_2$ , it is clear that the faulty sub-networks  $S_2$  and  $S_5$  can be identified.

This example shows that the faulty sub-networks can be identified by 4 tearings with the proposed approach. However, the unified decomposition approaches in Reference 2 and 3 cannot identify the faulty sub-networks due to equivocal diagnosis. It is also indicated that the proposed approach can diagnose large electronic circuits effectively.

## 5. Conclusions

In this paper, a new off-line intersected torn node search approach for fault diagnosis of analog electronic circuits at the sub-network level is proposed. This approach breaks through the limitation that all torn terminals must be accessible, and applies the computing-self-testing ways of the logical diagnostic function or logical diagnostic matrixes to judge whether the sub-network is faulty. An advantage is that the proposed approach reduces the range of fault diagnosis of large electronic circuits and the computing time of fault diagnosis. Another advantage is that the approach raises the re-applying efficiency of accessible nodes. Therefore, the proposed approach is fast and efficacious. In particular, some typical circuits, such as ladder circuits, distribution feeder circuits and cluster circuits and so on, are easily verified that the maximum number of faulty sub-networks diagnosed by the unified decomposition approach should be  $f=1$ . However, the maximum number by the proposed approach can be  $f=2$ . Thus, this application is more extensive than the unified decomposition approach. Therefore, the proposed method better satisfies the engineering needs for sub-network level.

(Manuscript received Mar. 23, 2001, revised Jul. 1, 2002)

## References

- (1) Zhihong You, et al.: "Analog System-Level Fault Diagnosis Based on a Symbolic Method in the Frequency Domain", *IEEE Trans. on Instrumentation and Measurement*, Vol.44, No.1, pp.28-35 (1995-1)
- (2) Salama A E, et al.: "A Unified Decomposition Approach for Fault Location in Large Analog Networks", *IEEE Trans. on CAS*, Vol.31, No.7, pp.609-621 (1984-7)
- (3) T. Ozawa, et al.: "Diagnosability in the Decomposition Approach for Fault Location in Large analog Networks", *IEEE Trans. on CAS*, Vol.32, No.4, pp.415-416 (1985-4)
- (4) H Dongquan, et al.: "Topological Conditions for Fault Diagnosability at sub-network-level", *Proc. ISCAS'90*, New Orleans, pp2240-2243 (1990)
- (5) C. jingding et al.: "Interval Analysis Of Adequate Selection of Accessible Nodes in a Tolerance Network", *J. of Electronics*, China, Vol.17, No.4, pp.359-364 (1995)
- (6) C. Wu, et al.: "Analog Fault Diagnosis with Failure Bounds", *IEEE T. on Circuits and system*, Vol.29, No.5, pp.277-284 (1982-5)
- (7) C Jinding, and H. Dongquan : "Application of Interval Analysis for Fault Diagnosis in a Tolerance Sub-network level", *Journal of Fuzhou University*, China, Vol 22, No 3, pp.45-49 (1994-3)

**Cai Jinding** (Non-member) was born in Quanzhou, Fujian, China, in 1954. He received his D. Eng. degree from Xi'an Jiaotong University, China, in 2001. He is a professor at Fuzhou University, China. His research interests include large networks analysis and fault diagnosis, power system control and fault analysis. He is a member of Chinese Society for Electrical Engineering.



**Ma Xikui** (Non-member) was born in Xi'an, China, in 1958. He received the M. S. degree from Xi'an Jiaotong University, China, in 1985. He is a professor of Xi'an Jiaotong University. His research interests include networks theory and application of engineering electro-magnetic fields. He is a member of Chinese Society for Electrical Engineering.



**Chen Shuo** (Member) was born in Fuzhou, Fujian, China, in 1964. He received the D. Eng. degree from Nagasaki University in 2000. He is an associate professor at Fuzhou University, China. His research interests are ac drives, control systems and mechatronics. He is a member of IEEE, the Japan Society of AEM, and Chinese Society for Electrical Engineering.



**Huang Dongquan** (Non-member) was born in Fuzhou, Fujian, China, in 1930. He received his B. S. degree from Xi'an Jiaotong University in 1961. He is a professor at Fuzhou University, China. His research interest includes the application of networks theory. He is a member of Chinese Society for Electrical Engineering.



**Mineo Tsuji** (Member) was born in Nagasaki, in 1953. He received the M.E. and Ph.D. degrees from Kyushu University in 1978 and 1981, respectively, both in electrical engineering. He became a lecture of Nagasaki University in 1981 and became a professor in 2001. His research interest is application of control theory in electrical system.

