

# Design of a Random-Switching Controller Using Chaos Generators

Kei Eguchi\* Member  
 Hongbing Zhu\*\* Member  
 Toru Tabata\* Non-member  
 Fumio Ueno\*\*\* Member  
 Ichirou Oota\* Member  
 Takahiro Inoue\*\*\*\* Member

In this paper, a random-switching controller using chaos generators is employed in a DC-DC converter. By fluctuating the timing of the clock pulse for the converter, the controller can reduce the peaks of the power-spectrum of the output voltage. Different from the conventional controllers, the proposed controller exploits random noise generated by chaos generators. Therefore, the proposed controller can achieve effective reduction of the noise spectrum peak with small size of circuit. Concerning the controller designed by a 1.2  $\mu\text{m}$  CMOS technology, SPICE simulations are performed to investigate the characteristics of the circuit. The SPICE simulations show that 1. the noise spectrum peak of the output voltage of the power converter is reduced more than 10dB by employing the controller and 2. the circuit size for the proposed controller is smaller than that for the conventional controller. Furthermore, the validity of the circuit design is confirmed by experiments. The proposed controller will be applicable for most of switching power converters without design modification for the other parts.

**Keywords:** noise spread spectrum techniques, chaos circuits, DC-DC converters, pulse width modulation methods, discrete-time circuits, analog circuits

## 1. Introduction

A power converter<sup>(1)~(4)</sup> is one of the most important building blocks in the electronic equipments. Among others, the switching converters have been commonly employed. In the design of the switching converters, the effect of the switching noise is a serious problem. For this reason, to reduce the effect of the switching noise, several techniques such as filters, snubbers, etc. have been developed. However, these methods require very complex circuitry and the size of the power converter becomes large. Being distinct from such techniques, recently, random-switching control<sup>(5)~(8)</sup> attracts many researchers' attention. By spreading the noise power in frequency domain, this method can reduce electro-magnetic interference (EMI). In the realization of the random-switching controllers, the digital circuits generating pseudo random noise have been employed. For example, Sadamura et al. proposed an FPGA-implemented controller with  $M$ -sequence generator<sup>(8)</sup>. The performance of the conventional controllers using

pseudo random noise depends on the bit-length of the generator. Therefore, to improve its performance, the size of the circuit becomes larger.

In this paper, a random-switching controller using chaos generators<sup>(9)~(12)</sup> is employed in a DC-DC converter. By fluctuating the timing of the clock pulse for the converter, the controller can reduce the peaks of the power-spectrum of the converter. Different from the conventional controllers, the proposed controller exploits random noise generated by chaos generators. Therefore, the controller can achieve effective reduction of the noise spectrum peak with small size of circuit. Concerning the controller designed by a 1.2  $\mu\text{m}$  CMOS technology, SPICE simulations are performed to investigate the characteristics of the circuit. Furthermore, to confirm the validity of the circuit design, experiments are performed concerning the experimental circuit which is built with commercially available IC's.

## 2. Circuit Structure

Figure 1 shows an architecture of the power converter with the proposed random-switching controller. The system shown in Fig.1 consists of a chaos generator, a clock pulse generator, and a power converter. In Fig.1,  $X_i(0)$ 's and  $C_i(t)$ 's ( $i = 1, 2, \dots, M$ ) denote initial values for the chaos generator and chaos signals of the chaos generator, respectively. The switches of the power converter are driven by the modulated clock pulses which are generated by the proposed controller. In the power

\* Kumamoto National College of Technology  
2659-2, Suya, Nishigoshi, Kikuchi, Kumamoto, Japan 861-1102

\*\* Hiroshima Kokusai Gakuin University  
6-20-1, Nakano Akiku, Hiroshima, Japan 739-0321

\*\*\* Sojo University  
1-2-70, Nishihara, Kumamoto, Japan 862-0929

\*\*\*\* Kumamoto University  
2-40-1, Kurokami, Kumamoto, Japan 860-8555

converter, the input voltage  $V_{in}$  is converted to  $V_{out}$ . As Fig.1 shows, the proposed controller can be applied for most of switching power converters without design modification for the other parts.

Figure 2 shows an example of the chaos generators designed by using a switched-current (SI) technique<sup>(12)</sup>. The circuit of Fig.2 is a 1-dimensional chaos generator realizing a tent map. The circuit operates the following equation:

$$C_i(t) \triangleq \begin{cases} 1 & (X_i(t) > 0.5), \\ 0 & (X_i(t) \leq 0.5), \end{cases} \dots (1)$$

where

$$\begin{aligned} X_i(t+1) &= F(X_i(t)) \\ &= 2\{X_i(t) \ominus 2(X_i(t) \ominus 0.5)\}. \end{aligned} \dots (2)$$

In Eq.(2), the symbol  $\ominus$  denotes a bounded difference operator defined by

$$\alpha \ominus \beta \triangleq \begin{cases} \alpha - \beta & \text{if } \alpha > \beta, \\ 0 & \text{if } \alpha \leq \beta. \end{cases}$$

The nonlinear function  $F(\cdot)$  in Eq.(2) is realized by the bounded difference circuit in Fig.2. The output of the bounded difference circuit is delayed by one clock in the SI track & hold circuit. In Fig.2, the current sources




Fig. 1. Architecture of a power converter with the proposed random-switching controller.




Fig. 2. An example of the chaos generators.

$I_1$  and  $I_b$  are set to the values corresponding to 0.5 in Eqs.(2) and (1), respectively.

Figure 3 shows the clock pulse generator used in the proposed controller. In this figure,  $C_i(t)$ 's ( $i = 1, 2, \dots, M$ ) denote the random signals which are given by the chaos generator. The frequency of the oscillation,  $f_p$ , is determined to satisfy

$$f_c \neq qf_p \quad (q = 1, 2, 3, \dots) \quad \text{and} \quad \frac{f_c}{f_p} > 1, \dots (3)$$

where  $f_c (= 1/T)$  denotes the frequency of the chaos generator. The operation of this circuit is as follows.

#### • Initial state:

In the initial condition, the node  $b$  is in *high* state if the node  $a$  is in *low* state. Then the capacitor  $C_c$  is charged by the power supply  $V_{dd}$  via MOSFET  $M1$ . In this timing, the circuit in Fig.3 can be expressed by the equivalent circuit shown in Fig.4 when we assume that the voltage-drop caused by MOSFET's is 0. Since the circuit of Fig.4 is a series connected circuit which consists of  $C_c$  and  $R_c + \sum_{i=1}^M R_{si}C_i(t)$ , the speed of the charging to  $C_c$  is determined by the time constant

$$\tau = C_c(R_c + \sum_{i=1}^M R_{si}C_i(t)).$$

In other word, the speed of the charging depends on the chaos signal  $C_i(t)$ . For example, the frequency of the oscillation becomes faster when the number of the *on*-state




Fig. 3. Clock pulse generator.




Fig. 4. Equivalent circuit of Fig.3 when the states of the nodes  $a$ ,  $b$ , and  $c$  are *low*, *high*, and *high*, respectively.




Fig. 5. Equivalent circuit of Fig.3 when the states of the nodes  $a$ ,  $b$ , and  $c$  are *high*, *low*, and *low*, respectively.




Fig. 6. Power converter used in the SPICE simulations.

$C_i(t)$  is increasing <sup>†</sup>.

• **State-I:**

When the charging to the capacitor  $C_c$  starts, the state of the node  $c$  is *high*. However, the voltage of the node  $c$  decreases according to the time of the charging. In the long run, the voltage of the node  $c$  becomes lower than the threshold voltage of the inverter-1. In this timing, the states of the nodes  $a$ ,  $b$ , and  $c$  are reversed. From Eq.(3), the reverse of the state has two cases: 1. the states of  $C_i(t)$ 's are not changed during  $C_c$  is charging and 2. the states of  $C_i(t)$ 's are changed during  $C_c$  is charging. In the latter case, the frequency of the oscillation is changed by the states of  $C_i(t)$ 's according to the value of  $\sum_{i=1}^M R_{s_i} \overline{C_i(t)}$ .

• **State-II:**

The circuit in Fig.3 can be expressed by the equivalent circuit shown in Fig.5 since the states  $a$ ,  $b$ , and  $c$  of the nodes are *high*, *low*, and *low*, respectively. In this timing, the discharging from capacitor  $C_c$  starts. Then, the voltage of the node  $c$  increases according to the time of the discharging. In the long run, the voltage of the node  $c$  becomes higher than the threshold voltage of the inverter-1. In this timing, the states of the nodes  $a$ ,  $b$ , and  $c$  are turned into *low*, *high*, and *high*, respectively. As in the case of *State-I*, the frequency of the oscillation depends on the frequency  $f_c$  and the states of  $C_i(t)$ 's.

The modulation of the clock pulse is performed by reiterating *State-I* and *State-II*, alternately.

<sup>†</sup>When on-resistance  $R_{oni}$  of series-connected MOSFET in the inverter-1 doesn't satisfy  $R_{oni} \ll R_{s_i}$ , the time constant is given by

$$\tau = C_c(R_c + \sum_{i=1}^M Z_i(t)),$$

$$Z_i(t) \triangleq \begin{cases} \frac{R_{s_i} R_{oni}}{R_{s_i} + R_{oni}} & \text{if } C_i(t) = 1, \\ R_{s_i} & \text{if } C_i(t) = 0. \end{cases}$$

Hence the frequency of the oscillation changes from above-mentioned case.




Fig. 7. Clock pulse generator used in the SPICE simulations.




Fig. 8. An example of the chaotic signals.

### 3. Simulation

To confirm the validity of circuit design, SPICE simulations were performed concerning the proposed controller designed by assuming a  $1.2 \mu\text{m}$  CMOS process. In the simulations, the switched-capacitor (SC) power converter of Fig.6<sup>(3)</sup> was used as the power converter shown in Fig.1. By controlling the power switches  $S_{i,j}$  ( $i = 1, 2$ ) and ( $j = 1, \dots, 4$ ), the circuit converts an input voltage  $V_{in}$  to

$$V_{out} = \frac{Q}{P} V_{in}, \dots \dots \dots (4)$$

where  $Q \in \{1, 2\}$  and  $P \in \{1, 2\}$ . The simulations were performed under the conditions that  $P = 1$ ,  $Q = 2$ ,  $V_{in} = 3V$ ,  $C_r = 200nF$ , and  $C_o = 0$  <sup>††</sup>. And the circuits shown in Figs.2 and 7 were used as an chaos generator and a clock pulse generator, respectively.

Figure 8 shows the simulated chaotic signal generated by the circuit shown in Fig.2. In Fig.8, the capacitor  $C_p$  was set to  $0.6pF$  and the clock frequency was set to  $2/3MHz$ . Figure 9 shows the power spectrum of the circuit shown in Fig.2. Although the power spectrum of the *ideal* tent map is white spectrum, the power spectrum of Fig.2 is different from *ideal* one. As Fig.9 shows, the non-ideal effects of the circuit implementation such as the fluctuation of mobility, the variation of threshold voltage, etc. affect the characteristics of chaotic signals. To spread the noise power efficiently, the chaotic signals which have i.i.d. (independent and identically distributed) characteristics are favorable. Therefore, in the design of the chaos generator in Fig.1, the robustness of chaos signal generation is desired.

Figure 10 shows the simulated output voltage of the

<sup>††</sup>To stress the effect of switching noise, the capacitor  $C_o$  in Fig.6 was set to  $0F$ .





Fig.9. Fourier spectrum of chaotic signal. (a) Chaos circuit of Fig.2. (b) *Ideal*.





Fig.10. Output voltage of the power converter. (a) With random-switching controller. (b) Without random-switching controller.

power converter. Figure 10 (a) shows the output voltage of the power converter with the proposed random-switching controller. In Fig.10 (a), the capacitor  $C_c$ , the resistors  $R_c$  and  $R_{s1}$  were set to  $2pF$ ,  $250\text{ k}\Omega$ , and  $50\text{ k}\Omega$ , respectively. Figure 10 (b) shows the output voltage of the power converter without the proposed random-switching controller. The timing of the clock pulse  $\Phi_{i,j}$  is shown in Table 1. In these figures, the ideal output voltage is  $6\text{ V}$ . As Fig.10 shows, the pulse width modulation is achieved by the proposed controller. Figure 11 shows the power spectrum of the output voltage of the power converter. The power spectrum of Fig.11 was defined by

Table 1. Timing of the clock pulses for the power converter.

	Clock pulse	On timing ( $t = 0, 1, 2, \dots$ )
1	$\Phi_{1,1}$ for $S_{1,1}$	$t$
2	$\Phi_{1,2}$ for $S_{1,2}$	$t + 1$
3	$\Phi_{2,1}$ for $S_{2,1}$	$t + 1$
4	$\Phi_{2,2}$ for $S_{2,2}$	$t$
5	$\Phi_{3,1}$ for $S_{3,1}$	$t$
6	$\Phi_{3,2}$ for $S_{3,2}$	$t + 1$
7	$\Phi_{4,1}$ for $S_{4,1}$	$t + 1$
8	$\Phi_{4,2}$ for $S_{4,2}$	$t$





Fig.11. Fourier spectrum. (a) With random-switching controller. (b) Without random-switching controller.

$$DB = 20 \log_{10} \frac{\sqrt{Re^2 + Im^2}}{\max(\sqrt{Re^2 + Im^2})}, \dots\dots\dots (5)$$

$$X(k) = \sum_{n=0}^{N-1} \frac{V_{out}(n)}{\max(V_{out}(n))} e^{-j2\pi kn/N}, \dots\dots\dots (6)$$

where

$$Re = \sum_{n=0}^{N-1} \frac{V_{out}(n)}{\max(V_{out}(n))} \cos(2\pi kn/N)$$

$$\text{and } Im = - \sum_{n=0}^{N-1} \frac{V_{out}(n)}{\max(V_{out}(n))} \sin(2\pi kn/N).$$

In Fig.11, the number of the sample,  $N$ , in Eq.(6) was set to 10,000. In Fig.11 (a), the speak around  $3\text{ MHz}$  is due to the non-ideal effect of the circuit implementation of the chaos circuit. As Figs.9 and 11 show, the proposed controller can reduce the noise spectrum peak in spite of the non-ideal effect of the chaos circuit. The noise spectrum peak is reduced more than  $10\text{ dB}$  by using the proposed controller.

To investigate the effect of random-switching for efficiency, the output characteristics of the power converters were simulated by controlling output load  $R_o$ . Figure 12




Fig. 12. Output voltage for  $R_o$ .




Fig. 13. Output voltage of the power converter with pseudo random-switching controller.




Fig. 14. Spectrum of the output voltage of the power converter with pseudo random-switching controller.

shows the output voltages <sup>†</sup> of the power converters for  $R_o$ . As Fig.12 shows, the proposed controller exerts little adverse effect on the efficiency of DC-DC conversion.

#### 4. Discussion

Figure 13 shows the output voltage of the power converter with the pseudo random-switching controller proposed by Sadamura et al.<sup>†† (8)</sup>. In the simulation, the bit-length of the  $M$ -sequence generator was set to 3-bits. Figure 14 shows the power spectrum of the output voltage of the power converter which is obtained by using conventional controller. In Fig.14, the parameter  $N$  was also set to 10,000. As Figs.11 and 14 show, the proposed controller can achieve more effective reduction of the noise spectrum peak than the conventional

<sup>†</sup>Of course, the efficiency of the power converters can be improved by increasing the number of parallel-connected MOSFET's in the power-switches.

<sup>††</sup>The conventional controller in<sup>(8)</sup> consists of an  $M$ -sequence generator, multiplexers, and shift-registers. According to<sup>(8)</sup>, the conventional circuit can be realized by 20 ~ 40 flip-flop circuits. In other words, the conventional circuit requires about 1,680 ~ 3,360 MOSFET's when the flip-flop circuits are constructed with CMOS circuits.




Fig. 15. Measured chaotic signal of the experimental circuit.




Fig. 16. Measured clock pulse generated by the random-switching controller.

controller<sup>†††</sup>. In the point of the hardware cost, the conventional circuit can be realized by about 1,680 ~ 3,360 MOSFET's. On the other hand, the proposed controller used in the SPICE simulations requires only 27 MOSFET's, 4 resistors, and 3 capacitors. From these results, the proposed controller can achieve effective reduction of the noise spectrum peak with small size of circuit.

#### 5. Experiment

To confirm the validity of circuit design, the experimental circuit for the proposed controller was built with commercially available IC's, 4007UB, 4528UBP, capacitors, and resistors. To generate clock pulse for the chaos generator, the 4528UBP was used in the experiments.

Figure 15 shows measured chaotic signal of the experimental circuit. Figure 16 shows measured clock pulse generated by the experimental circuit. In Figs.15 and 16, the experiment was performed under the condition that  $V_{dd} = 6.0$  V,  $R_c = 1500$  k $\Omega$ ,  $R_{s1} = 500$  k $\Omega$ ,  $C_c = 15$  nF, and  $C_p = 10$  nF. <sup>††††</sup>. As Fig.16 shows, the experimental circuit can achieve pulse modulation.

#### 6. Conclusion

A random-switching controller using chaos generators has been proposed in this paper. The SPICE simulations concerning the controller showed the following results. 1. By employing the proposed controller which consists of 27 MOSFET's, 4 resistors, and 3 capacitors, the noise spectrum peak of output voltage of the power converter was reduced more than 10dB. 2. The circuit

<sup>†††</sup>Of course, the performance of the conventional controller can be improved by increasing the bit-length of the  $M$ -sequence generator. However, it takes a lot of hardware cost.

<sup>††††</sup>Since the characteristics of discrete elements used in the experimental circuit are quite different from that of the elements used in the SPICE simulations, we chose above-mentioned setting.

size for the proposed controller is smaller than that for the conventional controller.

The proposed controller can be applied for most of switching power converters without design modification for the other parts. The analyses of the effect of random-switching for switching power converters are left to the future study.

### Acknowledgment


This research has been supported by TATEISI Science and Technology Foundation.

(Manuscript received Dec. 18, 2002,  
revised July 2, 2003)


### References

- (1) M.Nagao, S.Watanabe, and K.Harada: "Efficiency improvement by frequency modulation of carrier signal for inductor commutation soft-switched PWM inverter", *T. IEICE, Electronics*, Vol.J79-C-II, No.5, pp.161-169 (1996-3)
- (2) H.Matsuo, K.Iida, F.Kurokawa, and K.Harada: "Soft-commutated PWM inverter with an AC current transformer", *T. IEICE, Commun.*, Vol.J80-B-I, No.11, pp.856-863 (1997-11)
- (3) N.Hara, I.Oota, I.Harada, and F.Ueno: "Programmable ring type switched-capacitor DC-DC converters", *T. IEEEJ*, Vol.J82-C-II, No.2, pp.56-68 (1999-2)
- (4) K.Eguchi, F.Ueno, T.Tabata, and H.Zhu: "A ring-type SC DC-DC converter with bootstrapped gate transfer switches", *Proc. of the International Symposium on Nonlinear Theory and its Appl.*, pp.191-194 (2002-10)
- (5) T.Tanaka, H.Kameda, and T.Ninomiya: "Noise analysis of DC-to-DC converter with random-switching control", *T. IEICE, Commun.*, Vol.E75-B, No.11, pp.1142-1150 (1992-11)
- (6) T.Tanaka, T.Ninomiya, and H.Yoshida: "On the low-frequency output-noise of a DC-to-DC converter with random-switching control", *T. IEEEJ*, Vol.J83-B, No.9, pp.1335-1341 (2000-9)
- (7) T.Tanaka, T.Ninomiya, and H.Yoshida: "On the low-frequency noise of PWM DC-to-DC converters with random-switching control", *T. IEICE, Commun.*, Vol.E84-B, No.9, pp.2681-2687 (2001-9)
- (8) H.Sadamura, T.Daimon, T.Shindo, H.Kobayashi, T.Myono, T.Suzuki, S.Kawai, and T.Iijima: "Spread-Spectrum clocking in switching regulators to reduce EMI", *Proc. of 2002 Asia-Pacific Conference on ASICs*, pp.141-144 (2002-8)
- (9) J.M.Cruz and L.O.Chua: "A CMOS IC nonlinear resistor for Chua's circuit", *T. IEEE, Circuits & Syst.*, Vol.39, No.12, pp.985-995 (1992-12)
- (10) M.Delgado-Restituto and A.Rodríguez-Vázquez: "A CMOS monolithic Chua's circuit", *T. IEEE, Circuits & Syst.*, Vol.40, No.10, pp.596-613 (1993-10)
- (11) T.Inoue, K.Tsukano, and K.Eguchi: "Synthesis and analysis of chaotic circuits using switched-current techniques", *T. IEICE, Fundamentals*, Vol.E79-A, No.6, pp.758-763 (1996-6)
- (12) K.Eguchi, F.Ueno, T.Tabata, H.Zhu, and T.Inoue: "Simple design of a discrete-time chaos circuit realizing a tent map", *T. IEICE, Electronics*, Vol.E83-C, No.5, pp.777-778 (2000-5)

**Kei Eguchi** (Member) received the B.E., the M.E., and the D.E. degrees from Kumamoto University, Kumamoto, Japan in 1994, 1996, and 1999, respectively. Presently he is an Associate Professor in Kumamoto National College of Technology. His research interests include nonlinear dynamical systems, intelligent circuits and systems, and low-voltage analog integrated circuits. He is a member of IEICE.



**Hongbing Zhu** (Member) has the B.S., the M.S. and the Ph.D. degrees. He was an Assistant Professor and Lecture of Information Science & Engineering faculty, Wuhan University of Science & Technology, and Information Processing Center, Kumamoto University. And he worked as a visiting scholar at Kyushu Tokai University and Kumamoto University. Now, he is an Associate Professor of Hiroshima Kokusai Gakuin University. His current research interests include neural networks, non Neumann computer and high-speed processing, etc.. He is also a member of IEEE, IEICE, JNNS, IPSJ.



**Toru Tabata** (Non-member) was born in Kumamoto, Japan in 1946. He received the B.E., the M.E., and the D.E. degree in electrical engineering from Kumamoto University, Kumamoto, Japan, in 1970, 1972, and 1999, respectively. Currently, he is a Professor of the Department of Electronic Control at Kumamoto National College of Technology. His research interests and activities include the multiple-valued computer arithmetic circuits. He is a member of IEICE and IPS of Japan.



**Fumio Ueno** (Member) received the B.E. degree in electrical engineering from Kumamoto University, Kumamoto, Japan, in 1955, and M.E. degree and D.E. degree from Kyusyu University Fukuoka, Japan, in 1964, 1968 respectively. He was the faculty of Kumamoto University, where he was a Professor, Dean in 1992. Since 1994 he has been the President at Kumamoto National College of Technology, and IEICE Kyusyu Branch Chair in 1995. His main interest lies in the field of active networks. Dr. Ueno is a member of IEICE, Japan Society for Fuzzy Theory and Systems, and IEEE.



**Ichirou Oota** (Member) received the B.Eng., the M.Eng., and the D.Eng. degree in electrical engineering from Kumamoto University, Kumamoto, Japan, in 1979, 1981, and 1991, respectively. He has been with Kumamoto National College of Technology, where he is now a Professor. His research interests include switched-capacitor circuits, switching converters, and computer simulation for switching circuits.



**Takahiro Inoue** (Member) received the B.E. and the M.E. degree from Kumamoto University, Kumamoto, Japan in 1969 and 1971, respectively, and the D.E. degree from Kyushu University, Fukuoka, Japan in 1982. From 1971 to 1974, he worked as a Research Staff at Hitachi, Ltd., Yokohama, Japan. In 1975, he joined the faculty of Kumamoto University, where he is now a Professor. Dr. Inoue's current research interests include switched-capacitor/switched-current filters, continuous-time IC filters, low-power/low-voltage analog integrated circuits, and analog/digital intelligent circuits and systems. He is a member of the Institute of Electrical and Electronics Engineers and he served as an Associate Editor of Transactions on Fuzzy Systems during 1994-1996. He is also a member of the Japanese Neural Network Society, and the Physical Society of Japan.

